Energy-Delay Tradeoffs in Combinational Logic using Gate Sizing and Supply Voltage Optimization
نویسندگان
چکیده
This paper relates the potential energy savings to the energy profile of a circuit. These savings are obtained by using gate sizing and supply voltage optimization to minimize energy consumption subject to a delay constraint. The sensitivity of energy to delay is derived from a linear delay model extended to multiple supplies. The optimizations are applied to a range of examples that span typical circuit topologies including inverter chains, SRAM decoders and adders. At a delay of 20% larger than the minimum, energy savings of 40% to 70% are possible, indicating that achieving peak performance is expensive in terms of energy.
منابع مشابه
Design of Low voltage, Low Power and High Speed Logic Gates Using Modified GDI Technique
In low-voltage and low-power applications, optimization of several devices for speed and power is a significant issue. These issues can be overcome by incorporating Modified Gate Diffusion Input (Mod-GDI) technique. This technique has been adopted from Gate Diffusion Input (GDI). The Mod-GDI technique allows reducing power consumption, delay and area of digital circuits, while maintaining low c...
متن کاملTo Implement Energy Efficient of Integer Unit by Higher Voltage Flip Flop Based on Minimum operating Dual Supply Voltage Techinque
To achieve the most energy-efficient operation, this brief presents a circuit design technique for separating the power supply voltage (VDD) of flip-flops (FFs) from that of combinational circuits, called the higher voltage FF (HVFF). Although VDD scaling can reduce the energy, the minimum operating voltage (VDDmin) of FFs prevents the operation at the optimum supply voltage that minimizes the ...
متن کاملGlitch Power Reduction for Low Power IC Design
Because of the rapid growth of portable electronics, high density integrated circuits with low energy consumption and low electromagnetic interference (EMI) at high speeds are needed. It is well known that dynamic power dissipation is directly related to the number of the signal transitions in the circuit. Functional signal transitions are desirable, where spurious transitions (or glitches), ca...
متن کاملMinimizing Energy of Integer Unit by Higher Voltage Flip-Flop: VDDmin-Aware Dual Supply Voltage Technique
To achieve the most energy-efficient operation, this brief presents a circuit design technique for separating the power supply voltage (VDD) of flip-flops (FFs) from that of combinational circuits, called the higher voltage FF (HVFF). Although VDD scaling can reduce the energy, the minimum operating voltage (VDDmin) of FFs prevents the operation at the optimum supply voltage that minimizes the ...
متن کاملJoint Supply, Threshold Voltage and Sizing Optimization for Design of Robust Digital Circuits
In this paper, we describe a method for joint supply, threshold voltage and sizing optimization, in presence of uncertain transistor parameters, to obtain robust energy-delay optimal designs. We extend our previous work on robust transistor sizing, which accounted for the added delay caused by transistor variations by adding margins on each gate delay proportional to the estimated delay variabi...
متن کامل